Skip to main content

MLAG

Topology

MLAG-Core.png

Notes
  • With an aim of L2/L3 fault tolerance, core switches are represented by logical pair of MLAG switches
  • L3 interfaces are built up on SVI + VRRP + BFD
  • L3 peer links - on SVI
Back to top